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Abstract
TheNASALangley6-1nchMagneticSuspension
andBalanceSystem(6-in.MSBS)requiresan inde-
pendentlycontrolledbidirectionaldc powersource
for eachof six positioningelectromagnets.These
electromagnetsprovidefive-degree-of-freedonlcon-
trol overa suspendedaerodynamictestmodel.Ex-
isting power equipment, which employs resistance-
coupled thyratron-controlled rectifiers as well as ac
to dc motor-generator converters, is obsolete, in-
efficient, and unreliable. A replacement six-phase
bidirectional controlled bridge rectifier is proposed,
which employs power MOSFET switches sequenced
by hybrid analog/digital circuits. Full-load effi-
ciency is 80 percent compared with 25 percent for
the resistance-coupled thyratron system. Current
feedback provides high control linearity, adjustable
culrent limiting, and current overload protection.
A quenching circuit suppresses inductive voltage
impulses.
It is shown that 20-kHz interference from posi-
tioning magnet power into MSBS electromagnetic
model position sensors results predominantly from
capacitively coupled electric fields. Hence, proper
shielding and grounding techniques are necessary. In-
ductively c<mpled magnetic interference is negligible.
Introduction
The NASA Langley 6-1nch Magnetic Suspension
and Balance System (6-in. MSBS) employs six po-
sitioning electromagnets to provide five_degrec-of-
freedom control over a suspended aerodynamic test
modcl. Each positioning electromagnet requires up
to +90/-30 A dc, supplied by an independent lin-
early controllable power source. Three of the original
power supplies, ms shown in figure 1, are thyratron-
controlled rectifier bridges providing a variable volt-
age up to +250 V (at up to 96 A de). Each bridge
output cout)les through a resistive T-network to the
load and is opposed by a -30 V to -120 V (at up
to 1000 A de) regulated supply. The system is thus
cal)abh' of provi(ling a varial)le load voltage between
-12(I V to +2211 V. The resistors, which are water
cooled, dissipate excessive wasted energy and have a
high failure rate ms well. Full-load efficiency of the
resistor coupling network is less than 25 percent.
Two of th(' positioning coils are powered by
voltage-controlled ac to de motor-generator convert-
ers (also shown in fig. 1). The remaining coil is pow-
ered l>y a fixed -90 V de regulated supply. All the
existing I)ower eqnipment is obsolete, bulky, and dif-
ficult to maintain because of frequent failures and
scarcity of spare parts.
This paper proposes a six-phase 60-Hz bidirec-
tional controlled bridge rectifer employing power
MOSFET switches to replace the existing power
supply equipment. Elimination of the resistive
T-networks increases full-load efficiency to over
80 percent. Bridge switching control pulses are gen-
erated by hybrid analog/digital circuitry. A current
feedback system provides high control linearity and
zero steady state control error (type 1 control).
Symbols
A,B,C
-A, -B, -C
ac , BC, CC,
-Ac, -Bc, -Co
At(n)
A,, Bp, Q,
-Ap, -Bp, -Cp
Ay(n)
A:_n , B_n, Cx,_ ,
- A.rn, - Bxn, - C:rn
A_.p, B.rv, Czp,
- A.rl,, - Bzp, - Czp
B1(n)
Bv(,O
BW
C1(n)
COA, COB, CpA, CpB
CV
Cv(n)
I)1,.--, D6
El
EAt
EPS
GA, GB, GC,
GA-, GB-, Gc-
Ho
lav
three-phase supply voltages
negative supply voltages
cyclic control register bits
odd part of nth current
harmonic
phase voltages shifted 30 °
odd part of nth voltage
harmonic
negative comparison pulses
positive comparison pulses
even part of nth current
harmonic
even part of nth voltage
harmonic
bandwidth
nth current harmonic
fault detection comparators
fault protection capacitor
nth voltage harmonic
gated tiring pulse
current control command
voltage
absolute peak of phase
voltage
electromagnetic position
sensor
time varying phase voltage
sequential phase firing
window pulses
open loop transfer function
average steady state load
current
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i(z)
K
L
MOSFET
MSBS
N
n
PI
QF
R, R L
RC
RQ
rms
S
T
t
Vbias
vR
VR,tlla,x
u(t)
-rD
instantaneous load current
steady state load current at
x--O
steady state load current at
angular time x
lineargain constant
load inductance, H
met a]-oxide-semiconductor
fieldeffecttransistor
magnetic suspension and
balance system
440-V neutral
Fourier series coefficient
index
proportional plus integral
set bit for quenching
thyristor
load resistance
fault-limiting resistance
quenching resistance
root mean square
sign of input comnland
voltage
Laplace transform variable
time duration of periodic
waveform, seE
quenching thyristor
time
bias voltage
average h)ad voltage
maximum attainable abso-
lute load voltage
angular time, radians
T-second averaging integra-
tor output
phase angle, radians
dominant closed loop time
constant
MOSFET firing angle,
radians
tiring angle required for
average load voltage V R,
radians
ta3 frequency, radians/sec
Cdl},O.,' I break frequencies,
radians/sec
Design Description
Six-Phase Power Source
Three-pha.se 440-V power is stepped down via
either a 440-V wye to a 63.5-V six-phase star (as
shown in fig. 2) which (:an furnish 85.3 average dc
volts, or via a 440-V three-phase delta to a I10-V
six-phase star (not shown) which can furnish 148 dc
volts. The resistance of each positioning magnet coil
determines the required power supply voltage range.
Voltage-Controlled Bridge Rectifier
Bidirectional conduction in each leg of the six-
phase bridge rectifier is controlled by two power-
MOSFET switches connected in parallel with op-
posing polarities, as illustrated in figures 3 and 4.
Note that each MOSFET is protected by a series
reverse-t)locking diode. This bidirectional design al-
lows load voltage to be controlled entirely by vary-
ing the switching times at each leg. Hybrid ana-
log/digital circuitry determines sequential switching
times at successive bridge legs necessary to produce
dc load voltage proportional to the control voltage.
Load inductance provides natural current smoothing.
In ca.sc of bridge current interruption, a quenching
circuit shunts load current to ground to prevent in-
ductive voltage impulses.
All MOSFET gates are optically isolated from
control circuits. Isolation is necessary because none
of the bridge MOSFET source terminals can be
grounded; all source terminals must connect either to
the load or to a phase voltage leg. Refer to figure 4
for bridge leg details. Isolation also protects 5-V
control logic from ac power circuits. Gate voltage
is supplied to the MOSFET through an opto-isolator
from a floating dc power supply which adds a fixed
dc bias to the bridge leg voltage. To drive the active
MOSFET into saturation, each bridge leg requires
an independent bias supply. During cutoff a bleeder
resistor from gate to source dra:ins off gate charge,
which accumulates because of opto-coupler off-state
leakage. A blocking diode in series with the floating
bias supply is provided to prevent reverse conduction
through the opto-coupler.
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Timing Control Circuit
Figure 5 illustrates the six-phase voltage waveforms labeled A, -C, B, -A, C, and -B referred to as phase
voltages. Angular time _vt (also denoted by x) is expressed in radians relative to the positive zero crossing of
phase A voltage. Note that in figures 5 and 8, a corresponding time axis is used. Switch-off time is coincident
with the switch-on time of the succeeding phase. At steady state, each bridge leg conducts for a _r/3-radian
duration.
Tile relation between firing time in radians, hereafter denoted firing angle (p, and control voltage E 1 required
for linear control of de load voltage is now derived. For algebraic convenience let time t equal zero when phase
voltage e(t) turns on. Thus
.(t) = EM _in(._t+ _) (1)
where
7r/3 < 0 -< 57r/6
and oat ranges from 0 to 7r/3. Load current i is described by
di/dt + Ri/L = (EltI/L) sin(wt + _) (2)
where L is the load inductance and R is the series load resistance. The solution to equation (2) is
(3)
where x : wt
0 = tan- 1 (_L/R)
_o: i(0)
= 120:r
During steady state operation, x passes from 0 to 7r/3 radians. Because the load is inductive, i(x) will be
continuous at switching points. Therefore
io : i(_/3) (4)
SoMng equations (3) and (4) for i0 yields
+ - o)- - 0)]
_o= (5)
(1- e-TrR/:_L) _2 + (wL)2 ,
Combine equations (5) and (3) to obtain steady state load current as a function of angular time x; thus
EAt [cos(O-0 + 7r/6)e-Rz/_L/(l- e -'R/a'_L) + sin(x + _- 0)] (6)
i(:r) = V/Ri + (wL) 2
where 0 < x <_ 7r/3.
Average steady state load current is obtained by integrating equation (6) over the 7r/3-radian conduction
interval to give
lav(¢) = [3Eltl/(TrR)]sin(O + Ir/6) (7)
where 7r/3 _< 0 _< 5_r/6.
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FiringangledpR required to produce average load
voltage V R is determined electronically as shown in
figures 6(a) and 6(b). This analog circuit solw;s
equation (7) for OR, given VR, as
OR = sin-l(rrVR/3EM) - rr/6 (S)
and YR,ma x = 3EM/r is the maximum available
average dc load voltage.
Lead circuits shift the six phase voltages r/6
radian. These shifted voltages, labeled Ap,...,-Bp,
are compared with VR, producing comparison pulses
Axp, • •., - Bxp for positive V R and Azn, . . . , - Bzn for
negative VR. The rising edge of each comparison
pulse occurs at the proper firing angle CR for the
corresponding phase voltage.
The comparator and logic circuit shown in figure 7
generates six sequential pulses, labeled GA,..., GB-,
beginning at r/3-radian intervals. Each pulse has
a rr/2-radian duration and defines the 7r/3- to
5rr/6-radian firing window during which the
corresponding phase may turn on, as shown in fig-
ure 8. Pulses GA,..., GB- are combined with com-
parison pulses Axp,...,-Cxp, Azn .... ,-Czn in the
network of figure 9 to produce gated firing pulses
Dl,..., D6. This circuit selects the proper compar-
ison pulse, depending on the polarity of VR, and
blocks spurious impulses outside the rr/3 to 5rr/6
firing window for each phase. Pulses DI,...,D6
sequentially set gating bits AC,...,-B C in the
six-bit cyclic register illustrated in figure 10. Reg-
ister bits A C through -B C drive the corresponding
opto-couplers, which in turn drive the corresponding
MOSFET gates.
The protective logic network, shown in figure 10,
resets the previously active register bit. Table I lists,
for each active bit. the allowable bits which may be
set by the next gated firing pulse (possible next bit),
and also previously active bits reset by the protective
gating network (bits which actiw_" bit turns off). This
design assures that at most only one bit of the six is
set (only one bridge leg is active), which prevents
phase-to-phase short circuits. Furthermore, all bits
are reset if an error condition is detected, which
opens all legs of the bridge and closes both quenching
switches.
Figures 11 through 16 illustrate simulated tran-
sient responses of bridge output voltage and load cur-
rent (without current feedback) to step and ramp
control inputs for an L/R time constant of 0.012 sec.
Responses to step inputs of 100 percent, 50 percent,
and -20 percent of full load appear in figures 11
through 13. Output voltage centers about the con-
trol input within 1/360 sec. Load current response
is nearly exponential with an additive 360-Hz ripple.
Figures 14 and 15 illustrate current and voltage re-
sponses to a ramp input with a slope of 100 percent
of and -100 percent of fifll scale in 20 msec, which
is equal to the maximum slope of an 8-Hz sine wave.
Note that the sawtooth-shaped load voltage is well-
centered about the control input ramp voltage. How-
ever, load current lags the control voltage. Although
initially zero, current lag increases to the normal con-
stant lag of a first-order ramp response. Response to
a ramp control input with a slope of 200 percent of
full scale in 20 msec appears in figure 16. Output
voltage is no longer symmetric about the control in-
put voltage. Load current, initially zero, attempts to
follow the input with first-order lag.
The switching control logic will maintain sequen-
tial switching synchronism despite discontinuous or
rapidly changing control voltage. Additional simula-
tion studies verify that the switching control circuits
function correctly for high-frequency control voltage
disturbances.
Table I. State Transition Table for Cyclic
Control Register
Bits which
Active turn off
bit active bit
A -C,C,-A
-C B,-B,C
B -A,A,-B
-A C,-C,A
C -B,B,-C
-B A,-A,B
Bits which
active bit
turns off
B, -B, -A
A, -A,C
C, -C, -B
-B,B,A
A, -A, -C
-C,C,B
Possible
next bit
-C,C
-B, B
-A,A
-C,C
-B,B
-A,A
Current Feedback Circuit
Current feedback provides four improvements to
power source performance:
1. Adjustable dc current limiting
2. dc current overload protection
3. Improved linearity between control input volt-
age and average dc output
4. Zero steady state control error
Current limiting and feedback circuitry appears in
figure 17. The current limiting feature provides an
adjustable bound on average load current magnitude,
which also prevents current overload. The nonlin-
ear saturation block in the figure employs clamping
diodes which restrict input control voltage magnitude
IEII to an adjustable reference voltage. This, in turn,
limits the command voltage at the summing input of
the current feedback circuit.
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Loadcurrentis sensedby a bidirectionalHall-
effectcurrent transducer followed by a 30-Hz low-
pass filter. The error voltage, conditioned by a
proportional plus integral compensator, drives the
bridge firing control input.
'l'_lble ll. l)ositionin_4 ('oil Constzt_lts
(:oil
Axial
Inner saddle
Outer saddle
Drag
Side and lift
Load
resista_ce
R,t_
2.0
.5
.9
2.0
1.0
Load
indlJetance
L,H
0.3(;
.008
.016
.016
.40
Coil Time
BW, constanl
Hz L/R, sec
0,88 0.18
9,9 .016
9.0 .018
19.9 .008
.40 .40
Resistance and inductance of the positioning coils
limit open-loop bandwidths of tile positioning cir-
cuits, as listed in table II. The current feedback con-
trol loop is modeled in figure 18 as a first-order linear
plant, PI compensator, and low-pass filter. With a
single-pole filter, the open-loop transfer function is
Ho(s) = (K/R)(1 + s/_l)t[s(1 + L,_IR)(1 + s/_0)]
(9)
Root locus analysis is employed to determine
the best loop gain K/R for each of the position-
ing coils listed in table lI. Figure 19 illustrates the
root locus plot (ref. 1) of equation (9) for the ax-
ial coil circuit, with time constant L/R = 0.16 sec
and break frequencies "J0 = 60_t radians/sec and
_1 = 20re radians/sec. It can be seen in figure 19
that the fastest closed-loop time response with ac-
ceptable damped oscillation occurs for a loop gain of
K/R of 1500. providing a closed-loop time constant
of 0.0189 sec and a damping coefficient of 0.375. Al-
though practical loop gain K/R is limited by am-
plifier and rectifier bridge saturation, a,s well as noise
sensitivity, the circuit is unlikely to saturate for error
voltages less than 0.5 V for K/R = 1500.
Figure 20 illustrates tile root locus plot for the
inner saddle coil (L/R = 0.016 see), with break fre-
quencies w0 and wl unchanged. For these constants,
the dominant closed-loop time constant y D can be
decreased only to a minimum of 0.0113 see at a loop
gain of 47.5. Note that loop gains greater than 47.5
merely produce unwanted damped oscillation with no
improvement in time response.
Similar root locus analyses are required to deter-
mine closed-loop gains for the remaining positioning
coil control circuits.
Fault Protection Circuits
Although the current feedback system limits aver-
age dc load current, instantaneous bridge leg current
can exceed safe magnitudes and durations if a load
short circuit occurs. In addition, an open-circuit fail-
ure in a conducting bridge leg will produce a sharp
inductive overvoltage impulse across the other non-
conchlcting bridge legs. Both fault conditions can
destroy bridg(, I('g semicondll(:tors. ()vervoltage and
overcurrent detecting circuits are provided to quickly
turn off the bridge and to shunt inductive load cur-
rent to ground in case of a fault.
The load overvoltage fault protection circuit is
shown in figure 21. If supply current is interrupted,
capacitor CV, which is connected in parallel with
load L, accumulates load current. As soon as the
increasing inductive load voltage exceeds the fault
threshold level detected by comparators CpA and
CpB , bit QF is set. This bit, in turn, fires quench-
ing thyristor TQ, which shunts load current through
resistor RQ to ground. Figures 22 and 23 illus-
trate a worst case load voltage inductive impulse and
quenching transient following a source current inter-
ruption. (Fig. 22 shows the initial 100 #sec of the
fault.)
Capacitor Cv is sized to limit increasing inductive
load voltage to a safe level before thyristor TQ fires.
This capacitor adds an open-loop time constant of
Cv(R(,+RL), which is too small (1 x 10 -5) to affect
the previous root locus analysis. Likewise, resistor
RQ is chosen low enough to safely limit load voltage
during inductor current quenching. The decay time
constant is L/(R L + RQ).
The current overload detection circuit of figure 24
is activated when the load inductor becomes shorted.
Instantaneous load current is averaged by a T/2-sec
delay two-pole Bessel filter, which closely approxi-
mates a T-sec averaging integrator of the form
_t ty(t) = lIT i(t) dt (10)
Averaging eliminates load current transient im-
pulses of short duration. Delay T/2 is chosen suf-
ficiently small to protect bridge leg semiconductors
from short-circuit current damage. Whenever a cur-
rent overload is sensed, the bridge is disabled, and
quenching thyristor TQ fires.
A short circuit is more likely to occur in a bridge
leg semiconductor than in a positioning coil. Internal
bridge short circuit protection circuitry would have
to be replicated in each of the six bridge legs. Since
the expense of internal short circuit protection cir-
cuits would exceed the cost of replacement bridge
semiconductors, protection against short circuits in-
ternal to the bridge itself is provided by power trans-
former circuit breakers and fuses only.
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Harmonic Analysis of Rectified Loa(l
Voltage an(l Current
The 6-in. MSBS is equipped with an electr()-
magnetic t)osition sensing systcnl (EPS) which em-
ploys a set ()f five sensor coil pairs wout,d on a
cylindrical cage installed in the test section. An
amplitude-modulated 20 kHz sinusoidal carrier in-
ductively couples into the EPS sensor coils. Interfer-
ence from positioning magnet power harmonics near
20 kHz can interfere with EPS operation. Fourier se-
ries analysis of positioning magnet voltage and cur-
rent waveforms at steady state allows computation
of their harmonic amplitu(h,s.
As the firing angle varies from rf/3 to 5n/6 radi-
ans, load voltage becomes incr(,_Lsingly (tiscontinuous,
thus increasing the ratio of each voltage harmonic to
the maximum dc voltage level at 0 = 7r/3. Since the
inductance of the positioning coil forces Mad current
to be continuous, the ratios of current, harmonic am-
plitudes to rnaximmn de current are significantly less
than the corresponding voltage, harmonic ratios. The
Fourier series coefficient equati(ms fi)r h)ad voltage
and current, _m flmetions of firing angle, are derived
in the appendix.
Table III lists rms levels of the 55th and 56th
voltage and current harmonics (19.N) and 20.16 kHz)
in dB, relative to flHl-load average dc level for firing
ankles ranging from _/3 to 57r/6 radians in n/t2
radian increments. Circuit constants are R/_,L =
0.1. R = 1C/, and a,, = 120n.
Tabh: Ill. The rms Load Voltage and Current
Hartnonic Lew_ls R(:lativ(, to Full-Load dc
I Firing
angle,
radians
7r/a
57r/12
%t2
7,'r, t2
2,/-/3
:Pr/-!
5_/'6
55t h h;mn(mi< ,56t h harmunic
}5'rceliI
,>f full
load dr
100
9fi6
S66
70.7
5(1.0
25.9
I)
5!)5
53 ,_
50 8
490
-,1_.0
-,17,8
I!) _l) ktlz
Vohage, Current, , V()lt;tge,
dB dB L ,tB __
l
I lfi (1 59 6
I IS 3 5?,9
115 2 5(I 9
115 7 1!)2
117 0 l,_ 2
119. I ,17 9
21). 16 kHz
C_lrrent.
-1177 l
116:1
l 156
11,5 5
115(I
1173
Note that current harmonic amt>lil udes vary only
slightly with firing angle (p, wher(,_Ls v()ltage har-
monic anH)litu(les increase markedly with _. M(>re-
()ver, relative voltage harmonic amplitu(h's are 60 to
70 (IB gr(.ater than corresp(m(ling r('lative current
hartn(mic amplitudes for +)_gr(,at<'r than 7r,/3 radians.
Sin('(, v()ltag(' harm()ni('s l)r('(h)minat( ' and (:urrent
h.rm()))ic aml)]ilu(h's are )u()r(, than I15 (IB below
*he maxmmm dc level, only rapaeitively coupled in-
t,erf(,rcm:e from positio_ting magnet voltage into EPS
sensor coils is significant at 20 kHz. Thus. appro-
I)riate grouiMing and shielding measures are neces-
sary to minimize positioning system interference into
the EPS system. Although inductively coupled in-
terference is low. the 6-in. MSBS is equipped with a
F:tra(lay shield installed around the EPS coil (:age
)() attenuat(.' inductive coupling from positioning
circuits.
C'onchMing Remarks
This paper h;ks t)roposcd a solid state voltage-
('()ntrolh,d power source to drive positioning mag-
nets in a magnetic suspension and balance system.
The design employs a six-pha.se bidirectional bridge
switched by power MOSFET switches controlled, in
lurn, t)v hyt,ri,t arial()g/(tigital sequential switching
circuitry. Load volta_ze level and polarity are en-
tirely (h,termined by switching times at each bri(tge
l('_, such tha| dc h)a(t v()ltagc is proportional to in-
put c()n_rol voltage. Control circuits are optically
isolat('d from I)ower circuits. An automatic quench-
ing circuit s/mld.s load current to ground if bridge
curr(.'nt is interrut)ted.
I)ositioning coil time constants limit open-loop
transient response. (,urrent feedback with integral
plus proportional c()mp(,nsation provides improved
linearity betwe('n the ('ont r()l inl)ut an(l tic output
along with zero st('ady-state error and current over-
h)ad protection. Integral plus prot)ortional feedback
c()nq)ensation also improves transient d('cay time in
coil currents.
Fourier series analysis of steady state load volt-
age and current shows that voltage harmonics rel-
ative to fill-load dc volts predominate over corre-
sp(m(ling relative load current harmonics by 60 to
7t) (lB. Consequently. positi(ming system power in-
t erferciic(? into I h(" elc'ctrolll._tgn('l ic posit iOll sensing
systellI arises primarily from a capacitively coupled
eh!('lri(: field. ["()r this r('as(m, t)roper shielding and
groun(lin_ pr()('e(hu('s are ne('('ssary t() minimize Ells
im,erfi,r(.nce near 2() kIIz.
A low voltage prot()type (if this design has I)een
developed. Laboratory testing and extensive circuit
simulation coniirnt that design criteria have been
tllct.
Reference
1. Ku(), l_('n.jamin ('.: ..l_,tomatu' ('o_trol ,%.stems. Prentice
flail, Inc., 1987.
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Appendix
Obtaining Fourier Series Coefficients
Th(' Fourier series coefficient Cv(n) of th(' nth voltage harmonic is obtained by integrating equation (1)
over the period of conduction. Thus
fn/3
AV(n)=6EM/Tr]O sin(x +¢)sin6nxdx = [36EMn/rr(36n 2- 1)] sin(C- 7r/3) (Ala)
fn/3
BV(n)=6EM/Tr]O sin(x +_b) cos6nxdx= [6EM/r(a6n 2- 1)] sin(0- 7r/6) (Alb)
CuCn ) = [A2(,,)+ B_(n)] 1/2 talc)
Similarly, the Fourier series coefficient Cl(n) of tile nth current harmonic is obtained from equation (6) as
Al(n): [6EMn/_r_2+ (wL) 2] f0_r/a{cos(¢ - 0 + 7r/6)[c-R_r/"_L/(1-e-TrR/_L)]
+ sin(x + ¢ - 0)} sin 6nx dx
+ sin(x + ¢ -/9) } cos 6nx dx
= 6E M/TrV/_ + (wL)2{[sin(¢-0 + 5./6)/(36n 2 - 1)]
Ci(n)--- [A2(n> + B_(n)] '/2
(A2b)
(A2c)
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(Lift)
(Side)
Drag
Control
(Yaw)
Pitch
Control
Fixed
Axial
Thyratron [
supply I
0-250 V
(1 of 3)
Motor-
generator
supply
(1 of 2)
Regulated
dc
supply
RD1 RD 2
Pitch (Yaw)
Saddle coil
load
(1 of 1) Helmholtz
coil load
m
m
Regulated
dc
supply
(-30 V,-60 V,
-90 V,-120 V)
Figure 1. Existing controlled power supply configuration.
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A+
A
-B
5 V rms
C C
_ 440 V -A
B Phase voltages
Figure 2. Three-phase wye to six-phase star transformer.
/
A +A
440 V
- Bridge leg
Positioning
coil load
B
input
command
Firing commands
Quenching
circuit
Figure 3. Six-phase bidirectional rectifier bridge with quenching circuit.
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_r-
Firing
command
Buffer
amp
Opto-
isolator
Vbias
,I
A,J_. Phase voltage
To other phases
_j Positioning
coil load
A
Fi_;ure 4. Optical isolation and bia.sing circuit for phase-A gate circuits.
-B A -C B -A C -B A -C
k-.'-",,,,C,.x,_,W-.'x; ">.-...--_r/ .. / ",/ \." \./\ ,," .,/ ",/" k
Voltage 0
Angular time, radians
Figure 5. Six-phase sinusoi(lal voltagcs.
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-A
Phase -B
voltages
-C
Firing angle
circuit A
Firing angle
circuit B
Firing angle
circuit C
Axn
Axp
_Ap
-Axn
-Axp
"_xp
-_'xn
_Cp
:Cx.
_'VR _ Sx
m
(a) Circuit block diagram.
30 ° lead
/[
_'VR
"_ ' n Ap
-Axp( -A xn
(b) Circuit detail.
Figure 6. Determination of firing angle.
"2!J'2
Shifted
phase
voltages
Phase
voltages
A
GA
Figure 7. Phase firing window detection logic circuit.
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Figure 8. Phase firing windows.
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Axp
Axn
-Cxp
-C xn
Bxp
Bxn
-Axp
-Axn
Cxp
C xn
-Bxp
-Bxn
GA
GC ___
GB
Disable
D 1
D 2
D 3
D4
Figure 9. Commutation logic for cyclic control register.
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logic
Disable
Gated
firing
pulses,,
D 1
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D3
D5
t_To bridge leg
firing control
Figure 10. Cyclic control register.
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100
Percent of
full load 0
-IO0
Input --_ /-- Voltage
m mo Mm _n _m _ mm " _m
._" _- Current
I I I ! I
0 4 8 12 16 20
Time, msec
Figure 11. Load voltage and current response to a 100-percent step input.
100 --
5O
Percent of
full load 0
-5O
\
Current
Voltage
-loo I I I I I
0 4 8 12 16 20
Time, msec
,ID
Figure 12. Load voltage and current response to a 50-percent step input.
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8O
60
40
20
Percent of
full load 0
-20
-40
-60
-80
-100
0
m
_ Current -1 /-- Voltage
I ! I I I
4 8 12 16 20
Time, msec
Figure 13. Load voltage and current response to a -20-percent step input.
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full load
100 -
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40-
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Oh
-20 '-
-40 m'
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-80 -
-100
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F Input
vooo,
I _'- Current
I ! I I l
4 8 12 16 20
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Figure 14. Load voltage and current response to a 100-percent, 20 msec ramp input.
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Figure 15. Load voltage and current response to a -100-percent, 20 msec ramp input.
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Figure 16. Load voltage and current response to a 200-percent, 20 msec ramp input.
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Figure 17. Current limiting and current feedback circuit.
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Figure 18. Positioning magnet current feedback control.
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Figure 20. Root locus for PI current feedback control. L/R = 0.016 sec.
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Figure 21. Load overvoltage fault detection and quenching circuit.
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Figure 22. Inductive load voltage impulse after bridge open circuit.
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Figure 23. Quenched load voltage and current after bridge open circuit.
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Figure 24. Current overload fault detection circuit.
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